| 1 |
- # [ doc = "Register `R8_SPI1_INTER_EN` reader" ] pub struct R ( crate :: R < R8_SPI1_INTER_EN_SPEC > ) ; impl core :: ops :: Deref for R { type Target = crate :: R < R8_SPI1_INTER_EN_SPEC > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } impl From < crate :: R < R8_SPI1_INTER_EN_SPEC > > for R { # [ inline ( always ) ] fn from ( reader : crate :: R < R8_SPI1_INTER_EN_SPEC > ) -> Self { R ( reader ) } } # [ doc = "Register `R8_SPI1_INTER_EN` writer" ] pub struct W ( crate :: W < R8_SPI1_INTER_EN_SPEC > ) ; impl core :: ops :: Deref for W { type Target = crate :: W < R8_SPI1_INTER_EN_SPEC > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } impl core :: ops :: DerefMut for W { # [ inline ( always ) ] fn deref_mut ( & mut self ) -> & mut Self :: Target { & mut self . 0 } } impl From < crate :: W < R8_SPI1_INTER_EN_SPEC > > for W { # [ inline ( always ) ] fn from ( writer : crate :: W < R8_SPI1_INTER_EN_SPEC > ) -> Self { W ( writer ) } } # [ doc = "Field `RB_SPI_IE_CNT_END` reader - enable interrupt for SPI total byte count end" ] pub struct RB_SPI_IE_CNT_END_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_CNT_END_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_CNT_END_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_CNT_END_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_CNT_END` writer - enable interrupt for SPI total byte count end" ] pub struct RB_SPI_IE_CNT_END_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_CNT_END_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! 0x01 ) | ( value as u8 & 0x01 ) ; self . w } } # [ doc = "Field `RB_SPI_IE_BYTE_END` reader - enable interrupt for SPI byte exchanged" ] pub struct RB_SPI_IE_BYTE_END_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_BYTE_END_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_BYTE_END_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_BYTE_END_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_BYTE_END` writer - enable interrupt for SPI byte exchanged" ] pub struct RB_SPI_IE_BYTE_END_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_BYTE_END_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! ( 0x01 << 1 ) ) | ( ( value as u8 & 0x01 ) << 1 ) ; self . w } } # [ doc = "Field `RB_SPI_IE_FIFO_HF` reader - enable interrupt for SPI FIFO half" ] pub struct RB_SPI_IE_FIFO_HF_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_FIFO_HF_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_FIFO_HF_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_FIFO_HF_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_FIFO_HF` writer - enable interrupt for SPI FIFO half" ] pub struct RB_SPI_IE_FIFO_HF_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_FIFO_HF_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! ( 0x01 << 2 ) ) | ( ( value as u8 & 0x01 ) << 2 ) ; self . w } } # [ doc = "Field `RB_SPI_IE_DMA_END` reader - enable interrupt for SPI DMA completion" ] pub struct RB_SPI_IE_DMA_END_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_DMA_END_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_DMA_END_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_DMA_END_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_DMA_END` writer - enable interrupt for SPI DMA completion" ] pub struct RB_SPI_IE_DMA_END_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_DMA_END_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! ( 0x01 << 3 ) ) | ( ( value as u8 & 0x01 ) << 3 ) ; self . w } } # [ doc = "Field `RB_SPI_IE_FIFO_OV` reader - enable interrupt for SPI FIFO overflow" ] pub struct RB_SPI_IE_FIFO_OV_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_FIFO_OV_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_FIFO_OV_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_FIFO_OV_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_FIFO_OV` writer - enable interrupt for SPI FIFO overflow" ] pub struct RB_SPI_IE_FIFO_OV_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_FIFO_OV_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! ( 0x01 << 4 ) ) | ( ( value as u8 & 0x01 ) << 4 ) ; self . w } } # [ doc = "Field `RB_SPI_IE_FST_BYTE` reader - enable interrupt for SPI slave mode first byte received" ] pub struct RB_SPI_IE_FST_BYTE_R ( crate :: FieldReader < bool , bool > ) ; impl RB_SPI_IE_FST_BYTE_R { pub ( crate ) fn new ( bits : bool ) -> Self { RB_SPI_IE_FST_BYTE_R ( crate :: FieldReader :: new ( bits ) ) } } impl core :: ops :: Deref for RB_SPI_IE_FST_BYTE_R { type Target = crate :: FieldReader < bool , bool > ; # [ inline ( always ) ] fn deref ( & self ) -> & Self :: Target { & self . 0 } } # [ doc = "Field `RB_SPI_IE_FST_BYTE` writer - enable interrupt for SPI slave mode first byte received" ] pub struct RB_SPI_IE_FST_BYTE_W < 'a > { w : & 'a mut W , } impl < 'a > RB_SPI_IE_FST_BYTE_W < 'a > { # [ doc = r"Sets the field bit" ] # [ inline ( always ) ] pub fn set_bit ( self ) -> & 'a mut W { self . bit ( true ) } # [ doc = r"Clears the field bit" ] # [ inline ( always ) ] pub fn clear_bit ( self ) -> & 'a mut W { self . bit ( false ) } # [ doc = r"Writes raw bits to the field" ] # [ inline ( always ) ] pub fn bit ( self , value : bool ) -> & 'a mut W { self . w . bits = ( self . w . bits & ! ( 0x01 << 7 ) ) | ( ( value as u8 & 0x01 ) << 7 ) ; self . w } } impl R { # [ doc = "Bit 0 - enable interrupt for SPI total byte count end" ] # [ inline ( always ) ] pub fn rb_spi_ie_cnt_end ( & self ) -> RB_SPI_IE_CNT_END_R { RB_SPI_IE_CNT_END_R :: new ( ( self . bits & 0x01 ) != 0 ) } # [ doc = "Bit 1 - enable interrupt for SPI byte exchanged" ] # [ inline ( always ) ] pub fn rb_spi_ie_byte_end ( & self ) -> RB_SPI_IE_BYTE_END_R { RB_SPI_IE_BYTE_END_R :: new ( ( ( self . bits >> 1 ) & 0x01 ) != 0 ) } # [ doc = "Bit 2 - enable interrupt for SPI FIFO half" ] # [ inline ( always ) ] pub fn rb_spi_ie_fifo_hf ( & self ) -> RB_SPI_IE_FIFO_HF_R { RB_SPI_IE_FIFO_HF_R :: new ( ( ( self . bits >> 2 ) & 0x01 ) != 0 ) } # [ doc = "Bit 3 - enable interrupt for SPI DMA completion" ] # [ inline ( always ) ] pub fn rb_spi_ie_dma_end ( & self ) -> RB_SPI_IE_DMA_END_R { RB_SPI_IE_DMA_END_R :: new ( ( ( self . bits >> 3 ) & 0x01 ) != 0 ) } # [ doc = "Bit 4 - enable interrupt for SPI FIFO overflow" ] # [ inline ( always ) ] pub fn rb_spi_ie_fifo_ov ( & self ) -> RB_SPI_IE_FIFO_OV_R { RB_SPI_IE_FIFO_OV_R :: new ( ( ( self . bits >> 4 ) & 0x01 ) != 0 ) } # [ doc = "Bit 7 - enable interrupt for SPI slave mode first byte received" ] # [ inline ( always ) ] pub fn rb_spi_ie_fst_byte ( & self ) -> RB_SPI_IE_FST_BYTE_R { RB_SPI_IE_FST_BYTE_R :: new ( ( ( self . bits >> 7 ) & 0x01 ) != 0 ) } } impl W { # [ doc = "Bit 0 - enable interrupt for SPI total byte count end" ] # [ inline ( always ) ] pub fn rb_spi_ie_cnt_end ( & mut self ) -> RB_SPI_IE_CNT_END_W { RB_SPI_IE_CNT_END_W { w : self } } # [ doc = "Bit 1 - enable interrupt for SPI byte exchanged" ] # [ inline ( always ) ] pub fn rb_spi_ie_byte_end ( & mut self ) -> RB_SPI_IE_BYTE_END_W { RB_SPI_IE_BYTE_END_W { w : self } } # [ doc = "Bit 2 - enable interrupt for SPI FIFO half" ] # [ inline ( always ) ] pub fn rb_spi_ie_fifo_hf ( & mut self ) -> RB_SPI_IE_FIFO_HF_W { RB_SPI_IE_FIFO_HF_W { w : self } } # [ doc = "Bit 3 - enable interrupt for SPI DMA completion" ] # [ inline ( always ) ] pub fn rb_spi_ie_dma_end ( & mut self ) -> RB_SPI_IE_DMA_END_W { RB_SPI_IE_DMA_END_W { w : self } } # [ doc = "Bit 4 - enable interrupt for SPI FIFO overflow" ] # [ inline ( always ) ] pub fn rb_spi_ie_fifo_ov ( & mut self ) -> RB_SPI_IE_FIFO_OV_W { RB_SPI_IE_FIFO_OV_W { w : self } } # [ doc = "Bit 7 - enable interrupt for SPI slave mode first byte received" ] # [ inline ( always ) ] pub fn rb_spi_ie_fst_byte ( & mut self ) -> RB_SPI_IE_FST_BYTE_W { RB_SPI_IE_FST_BYTE_W { w : self } } # [ doc = "Writes raw bits to the register." ] # [ inline ( always ) ] pub unsafe fn bits ( & mut self , bits : u8 ) -> & mut Self { self . 0 . bits ( bits ) ; self } } # [ doc = "SPI1 interrupt enable\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [r8_spi1_inter_en](index.html) module" ] pub struct R8_SPI1_INTER_EN_SPEC ; impl crate :: RegisterSpec for R8_SPI1_INTER_EN_SPEC { type Ux = u8 ; } # [ doc = "`read()` method returns [r8_spi1_inter_en::R](R) reader structure" ] impl crate :: Readable for R8_SPI1_INTER_EN_SPEC { type Reader = R ; } # [ doc = "`write(|w| ..)` method takes [r8_spi1_inter_en::W](W) writer structure" ] impl crate :: Writable for R8_SPI1_INTER_EN_SPEC { type Writer = W ; } # [ doc = "`reset()` method sets R8_SPI1_INTER_EN to value 0" ] impl crate :: Resettable for R8_SPI1_INTER_EN_SPEC { # [ inline ( always ) ] fn reset_value ( ) -> Self :: Ux { 0 } }
|
